Critical defects per unit chip area are ________ for a MOS transistor.

Critical defects per unit chip area are ________ for a MOS transistor.

A. High

B. Low

C. Neutral

D. Very High

The question was asked in class test.

This intriguing question comes from MOS Digital Integrated Circuits in division Logic Families of Digital Circuits

Correct option is B. Low

To elaborate: Critical defects per unit chip area is low for a MOS transistor because it involves fewer steps in the fabrication of a MOS transistor. Also, MOSFET has low packaging density.